Abstract -This paper proposes a novel digital current control technique of a PWM inverter.
I. INTRODUCTION
Three-phase current-controlled inverters have extensively been used in many applications such as ac servomotor controllers, switched ac-dc rectifiers, active filters and so forth [1] [2] . Basically, these kinds of inverters have current feedback loops to regulate phase currents detected with Hall-effect CTs. The most common and conventional techniques to regulate the currents are a proportional-integral (PI) element based scheme and a hysteresis comparator based scheme. The former has an advantage over the latter in terms of generation of optimum pulsewidth-modulated (PWM) patterns but has drawbacks in a current response and a steady-state error. The latter has both advantages and disadvantages vice versa; hence it is rather difficult for these techniques to satisfy all requirements at the same time without sacrificing any of the performance indexes described above. In order to overcome such dilemma, several proposals have been made on the basis of sophisticated but complicated approaches. One of the approaches is a method using a spatial circular area as a current error tolerance, which can restrict the current error vector within the predetermined circular area [3] . Another is a dead-beat control based algorithm, which achieves an excellent current response with only one sampling time delay [4] . Also, other several papers have reported modified hysteresis comparator based solutions, e.g., an adaptive hysteresis bandwidth approach and an inverter switching sequence optimisation approach [5][6] . This paper proposes a novel digital current vector control technique, which features minimization of a current error vector norm at every sampling point with no predetermined current error tolerance, such as a spatial circular area or hysteresis bands. The proposed method is a kind of dead-beat control. However, the proposed control is achieved in a two-dimensional space, regarding all control variables as instantaneous spatial vector quantities, while the conventional technique was based on the dead-beat control with respect to time. Also, on-line identification of the load parameter is introduced to the controller to solve problems associated with a parameter mismatch. In this paper, a theoretical aspect of the proposed technique is described and several computer simulation and experimental results are presented to show feasibility of the method.
PRINCIPLE OF PROPOSED CURRENT VECTOR CONTROL
A . Current-Controlled P WMInverter Fig. 1 shows a schematic diagram of the current control system discussed in this paper. It is assumed that a balanced three-phase inductive load with a back electromotive force (e.m.f.) is connected to the inverter and that load resistance is negligibly small. As shown in Fig. 2(a) 
( 2 ) In the above equation, ve is a back e.m.f. vector of the load. Therefore, the current vector i can be expressed as an integral of sum of v,, and ve . Although v, is a rotating voltage vector with specific frequency and amplitude, it can be regarded as a constant vector during a sampling period because frequency of ve is much lower than a sampling rate. Fig. 2(b) shows an example of a current vector trajectory during a sampling period T, . As can be seen in this figure, if v2 is selected throughout T, , i proceeds in the direction of v = v2 + ve at a constant velocity, which is determined by the switching state, the dc-bus voltage, and the amplitude and the phase of the back e.m.f.
B. Proposed Current Control Algorithm
In many applications of three-phase systems, sinusoidal current waveforms are generally required; thus the inverter discussed in this paper is operated with three-phase sinusoidal current commands given. On this assumption, the proposed current control is executed according to the procedure described below. 1) Acquisition of current command and feedback vectors It is assumed that the following current vector is sampled at a sampling point k :
On the other hand, the current command vector at the next sampling point can be predicted as follows:
where the three-phase current commands are calculated on the assumption that they are sinusoidal, e.g., ' i,"(k + 1) = I*cosw*(r +Ts)
It is necessary to select an optimum non-zero-voltage 2) Detection of load back e.m.f. vector vector that allows the current vector i(k) to approach the predicted current command vector i'(k + 1) the most closely.
However, the back e.m.f. vector of the load given by ( 5 ) prevents i ( k ) from proceeding in the direction of the
This back e.m.f. information is usually obtained from sensei-s, e.g., a rotor position sensor of an ac servomotor and power-source voltage sensors of a switched ac-dc rectifier. As described previously, movement of i(k) is determined by .
3) Selection of optimum non-zero-voltage vector Every sampling period T, is divided into two durations, i.e., duration E-6 of a non-zero-voltage vector and duration TO. 7 of a zero-voltage vector; hence T, can be expressed as Ts = Tl-6 + T0.7 .
As illustrated in Fig. 2(b) , if the non-zero-voltage vector vz(k) is applied to the load throughout a sampling period, i.e., TO,, = o and T-6 = T , , v2(k) allows i(k) to reach the destination of iv2(k + I ) . On the other hand, if the sampling period is occupied by T0.7 , i.e. TL-6 = 0 and T0.7 = Ts , the destination is L,(k + 1 ) , which is determined by v e ( k ) .
Therefore, a combination of vz ( k ) and vo ( k ) that satisfies (7) allows the destination of the current vector after T, to be on a straight line between i v 2 ( k + 1) and i,, ( k + 1) .
Equation (2) can easily be transformed to a discrete-time expression as follows:
The above equation represents that the destination of the current vector idesl ( k + 1) is determined only by because i,, ( k + 1) is regarded as a constant vector during the sampling period. Therefore, possible reachable destinations of the current vector can be plotted as shown in Fig. 3 , depending on selection of the non-zero-voltage vectors.
From the coordinates of iv,(k+l) , an optimum non-zero-voltage vector should uniquely be selected, which produces a current vector trajectory closest to the current command vector. For example, if the current error vector Fig. 3, vz(k) is the most appropriate non-zero-voltage vector that makes the current vector trajectory the closest to i*(k + 1) . Fig. 4 and TABLE I indicates selection manner of the optimum non-zero-voltage vectors. As shown in Fig. 4 , a two-dimensional reference frame of which origin is placed at ive(k + 1) is divided into six sectors to detect the direction of i,, ( k ) . The sector where i, ( k ) belongs can easily be detected by evaluating i , , 
4) Calculation of optimum destination of current vector
After selecting a non-zero-voltage vector, e.g., v2 ( k ) , on the basis of Fig. 4 and TABLE I, an optimum destination of the current vector, which is the closest to the predicted current Fig. 7 . The calculation of the durations is affected by variations of the inverter dc-bus voltage and the inductance value set in the controller. The former can be compensated by detecting the real voltage, while the latter must be estimated with an identification mechanism described below.
C. On-Line Identification of Load Inductance
As shown in Fig. 8 , identification of the load inductance is performed by evaluating an error between a scheduled destination ider, ( k ) and an actually reached point i ( k ) .
Since the error depends on an inductance mismatch between the controller and the load, the inductance can adaptively be estimated by the following equation, which is based on an integral algorithm with a gain K I :
The above equation represents that the estimated inductance converges to a true value when the error between idesl ( k ) and i(k) becomes zero. 
COMPUTER SIMULATIONS AND THEIR RESULTS

A . Test Conditions of Computer Simulation
Several computer simulations have been conducted to examine basic controllability of the proposed method under the condition of R = 1.0 (Q) , L = 50 (mH) , T, = 100 (p) , and v, = 160 (V peak, line to neutral) . Execution delay time of the proposed algorithm is assumed to be l O ( p ) taking actual implementation into account. The inverter's dc-bus voltage is kept constant at Vd, = 350(V) . A lockout circuit hnction to prevent a short circuit across the dc-bus is introduced in the simulations and its lockout-time is 2.0 ( p s ) . The three-phase current commands are obtained from the detected load back e.m.f. and are given to the controller to make the currents in phase with the back e.m.f. Fig. 9(a) shows a characteristic of the inductance identification. The identification was started from an initial value of 10(mH) and the estimated value asymptotically converged to 53(mH) approximately after 70(ms) . It is found that the current controllability is remarkably improved as the estimated value converges to the true one in the identification process. This improvement can be verified by the current error vector loci shown in Figs. 9(b) and 9(c). Fig. 10 shows several waveforms of the proposed current controller, where a step response of the current amplitude is included. As can be seen in Fig. 10(a) , the phase current follows its current command with a minute error regardless of a sudden change in the current amplitude, which can also be proven by the current error locus shown in Fig. 10(b) . The locus indicates a small hexagonal-star-shaped distribution of the current error around the origin although the proposed 20 (mH/div) controller does not have a predetermined current error tolerance. A switching frequency of the inverter is 4 (kHz) , which is specified by the sampling period, i.e., T, = 100 (ps) .
B. Simulation Results of Inductance Identification
C. Simulation Results of Current Control
As shown in Fig. 1O(c) , however, the current waveform has conspicuous harmonics at 10 (Wz) and its multiples. This profile of the frequency spectra is an advantage to reduce the current harmonics when low-speed switching devices such as GTOs are employed in the inverter. Fig. 11 shows a system configuration of an experimental set-up. The controller consists of full digital hardware employing a digital signal processor (DSP; TMS320C6711) and high-sampling-rate A/D converters (four LTC1414s and one LTC1604). Feedback quantities in this set-up are the phase currents, the load back e.m.f. and the dc-bus voltage of the inverter. The sampling period is set at 100 (p) using one of internal timers in the DSP. Also, another timer is utilized to control timings of the inverter output-voltage vectors, which makes it possible to generate accurate PWM patterns. As described previously, it takes 1 O ( p ) for the DSP to complete the whole calculation needed for the proposed current control. Resultant switching state of the inverter is directly generated by the DSP as 3-bit logic signals and is delivered to an IGBT-based power circuit via a digital lockout circuit integrated with a complex programmable logic device (CPLD), of which lockout-time is 2.0 (pi) . Fig. 12 shows an experimental result of the inductance identification. Reactors used in the experiment have similar parameter values with those used in the simulation tests. It is observed that the identification is completed approximately in 70(ms) and that the converged value of the inductance is 61(mH). Also, the current error is diminished around the origin forming a hexagonal star shape as the estimated inductance converges to the true value as shown in Fig. 12(c) . It can be found that the current controllability is also improved as the estimated inductance gradually approaches to the true value.
Iv. EXPERIMENTAL SET-UP AND ITS RESULTS
A . Experimental System Set-up
B. Experimental Results of Inductance Identification
C. Experimental Results of Current Control
Experimental tests have been conducted under same conditions as those of the simulations. Fig. 13 shows the experimental results.
As can be seen in Fig. 13(a) , excellent controllability of the phase current is observed and this fact can be confirmed by the current error vector locus shown in Fig. 13(b) . From this figure, it is found that the maximum current error is approximately 0.3 (A) and the current error concentrates around the origin, which means that the steady-state phase and amplitude errors are minute. Fig. 13(c) shows frequency spectra of the phase current measured in the experiment and a conspicuous peak can be found at 10 ( H z ) , of which result coincides with the frequency spectra profile obtained in the simulation. Also, there can be seen no irregular pulses in PWM patterns of the inverter, which is excellent as well as those of sub-harmonic modulation techniques or space vector modulation techniques. However, the proposed method features dispersed frequency spectra of the phase current regardless of the constant switching frequency of 4 (kHz) .
V. CONCLUSION This paper described a novel digital current control strategy, which makes it possible to minimize a current error vector norm at every sampling point. The most unique point of the: proposed method is to restrict automatically the current error vector within a minute spatial area with no predetermined error tolerance, e.g., a hysteresis band for each phase current or a two-dimensional tolerant area such as a circle. The method achieves optimum PWM patterns, a quick current response, and a small steady-state current error at the same time. Also, it has been clarified that the most conspicuous; spectrum of the current harmonics can be observed at EL frequency of 2.5-times of the inverter switching frequency. Not only a basic operation of the proposed technique has been examined with computer simulations, but also excellent performances have been confirmed with a prototype through experimental tests.
